The quest for novel low-dissipation devices is one of the most critical for the future of semiconductor technology and nano-systems. The development of a low-power, universal memory will enable a new paradigm of non-volatile computation. Here we consider STT-RAM as one of the emerging candidates for low-power non-volatile memory. We show different configurations for STT memory and demonstrate strategies to optimize key performance parameters such as switching current and energy. The energy and scaling limits of STT-RAM are discussed, leading us to argue that alternative writing mechanisms may be required to achieve ultralow power dissipation, a necessary condition for direct integration with CMOS at the gate level for non-volatile logic purposes. As an example, we discuss the use of the giant spin Hall effect as a possible alternative to induce magnetization reversal in magnetic tunnel junctions using pure spin currents. Further, we concentrate on magnetoelectric effects, where electric fields are used instead of spin-polarized currents to manipulate the nanomagnets, as another candidate solution to address the challenges of energy efficiency and density. The possibility of an electric-field-controlled magnetoelectric RAM as a promising candidate for ultralow-power non-volatile memory is discussed in the light of experimental data demonstrating voltage-induced switching of the magnetization and reorientation of the magnetic easy axis by electric fields in nanomagnets.
Introduction
The continuous scaling and development of CMOS has spurred a technological revolution, allowing for faster and more powerful microprocessors and electronics with an increased number of functionalities [1, 2] . CMOS is currently the dominating technology for logic circuits, but is quickly approaching its scaling limits due to increased problems with power dissipation at scaled technology nodes. The increase in power dissipation results from the increase in static leakage (standby) power, as well as from the increase in density as the device size is scaled down. The integration of a fast, energyefficient non-volatile memory technology with CMOS can help alleviate this problem. Non-volatile logic circuits consisting of volatile CMOS, combined with non-volatile memory, can make electronic products non-volatile at the device, gate, circuit and system levels, hence allowing for continued scaling with improved energy efficiency by eliminating static power dissipation.
In the memory hierarchy, typically the information is temporally stored in static random access memories (SRAMs) as cache memory next to the CMOS logic, and in dynamic random access memories (DRAMs) as the principal working memory, and then permanently stored in Flash or hard drives, used as non-volatile memories for long-term retention. Table 1 shows the most important metrics for SRAM, DRAM and NOR Flash. SRAM is the fastest of the three (operating in the GHz range), needs little dynamic power (∼100 fJ per switch), has unlimited endurance, and can be incorporated directly on the logic chip. However, SRAM is volatile, has a very low density (resulting in a higher cost per bit) and the standby power consumption becomes a problem as the transistor dimensions are scaled down, leading to higher leakage currents. DRAM has a higher density compared with SRAM, but it is also volatile and needs a periodic refresh, which results in power consumption for maintaining the memory state. Also, the conventional DRAM fabrication process is not compatible with standard CMOS logic. The NOR flash memories have the highest density among the three, and are non-volatile. However, they have very slow write speed and very limited endurance. They also use high power for writing data and high internal voltages are needed for their operation. Spintronic devices, i.e. those which exploit the exchange interaction of the electron spins, where magnetic and transport properties are coupled, are strong candidates for non-volatile memory due to the inherent hysteresis in ferromagnetic materials, and the compatibility of some of these materials with the standard CMOS process [3] [4] [5] . In fact, magnetoresistive RAM (MRAM) has exhibited significant advantages as a fast, fairly low-power, high-endurance, radiation-resistant non-volatile memory, which can be integrated to the CMOS as a back-end of line (BEOL) process [6] . Usually, the read-out of the MRAM bits is reliably performed via the tunnelling magnetoresistance (TMR) [7, 8] effect in magnetic tunnel junctions (MTJs). As for the writing process, the first generations of MRAM utilized the Oersted fields generated by running currents in adjacent conducting lines of memory cells to switch the magnetization. However, this strategy has proven to be highly inconvenient in terms of energy efficiency, scalability and density. Therefore, the manipulation of the magnetic moments by currents or electric voltages is required to overcome the shortcomings of Oersted-fieldswitched MRAM.
In this work, we will first concentrate on the switching of magnetization of MRAM bits using spin-polarized currents via the spin transfer torque (STT) effect [7, 9, 10] in order to achieve low power operation. As observed in table 1, the use of spin-polarized currents instead of Oersted fields allows for switching energies and speed close to SRAM, while the density can be better than SRAM and potentially approach close to DRAM levels, making STT-RAM a suitable candidate for embedded as well as potentially standalone applications. More importantly, STT-RAM has better scalability as compared with Oersted-field-switched MRAM, where the switching current increases as the MTJ dimensions are reduced. We will examine strategies to optimize the performance for STT-RAM devices in this paper.
In the second part of this paper, we will study beyond STT mechanisms, targeting for ultralow power performance (switching energies <1 fJ). This is a critical challenge since the switching energies of STT-RAM are still around two orders of magnitude higher compared with CMOS switching energy (∼1 fJ for the 32 nm node), limiting the possibility of integration of MTJ devices at the gate level with CMOS logic for non-volatile logic architectures [11] . Additionally, the ultralow power MTJs could be used to relieve the increasing static leakage power, as the transistors are scaled, due to the continuous energy that needs to be delivered to retain the information in the volatile CMOS [12] . Hence, ultralow-power voltage-controlled MRAM could impart a significant overall energy advantage over STT-RAM based circuits.
For ultra-low power spin-based memories beyond STT-RAM, this paper will discuss two approaches: first, we will consider magnetoelectric effects which manipulate the magnetization by electric fields (or voltages) instead of the current-driven mechanisms [13, 14] . In particular, the ultimate scalability of STT-RAM in terms of density and energy may be limited by the large currents needed to switch the device; thus, a voltage control scheme is expected to translate into a reduction in the switching energy and increased densities in a future magnetoelectric RAM (MeRAM), while keeping the advantages of STT-RAM (See table 1) [15] . Finally, we will discuss the giant spin Hall effect as an alternative mechanism to reduce the switching currents for STT-RAM by driving pure spin currents through MTJ devices [16] .
STT as switching mechanism for MTJs
The discovery of the possibility to manipulate and induce switching of the magnetization by spin-polarized currents via the STT effect [9, 10] in nanomagnets has been the key motivating force behind the recent rise of interest in MRAM, and particularly STT-RAM [17, 18] . STT-RAM conserves the advantages of Oersted-field-switched (toggle) MRAM (high speed, very high endurance, non-volatility), but the currentdriven switching mechanism makes STT-RAM more scalable and allows for smaller switching energies (on the order of ∼100 fJ) compared with Oersted-field-switched MRAM, as will be discussed later.
A typical simplified STT-RAM structure is shown in figure 1 : it consists of a free layer which can take two states (parallel or antiparallel) to a pinned (fixed) layer, both of the layers separated by a tunnelling oxide, which is usually MgO to allow for read-out via the TMR (tunnelling magnetoresistance) effect [6, 19] . The writing process is performed by passing a spin-polarized current, which transfers some of its momentum to the nanomagnet, inducing a torque that can result in switching depending on the direction of the current. Therefore, the combination of STT and TMR gives rise to the memory loops observed in the quasi-static I -V relation as well as the pulsed R-V characteristics of figure 2 (left) and (right), respectively.
In this section we will consider three different designs for STT-RAM devices (referred to as I-STT, C-STT and P-STT standing for in-plane, combined and perpendicular), which offer different characteristics and performances due to their configuration of magnetization direction and anisotropies of the free and fixed layers. In our discussion, we will consider MTJ devices due to their high magnetoresistance ratio and the possibility of tuning the MgO thickness for impedance optimization for energy efficiency and compatibility with the access transistors used in a memory implementation. We will particularly emphasize strategies to increase speed and enhance energy efficiency during switching.
In-plane free layers
Two of the device configurations where the magnetization of the free layer lies in the plane of the thin film (inplane configuration) are shown in figures 3(a) and (b). The equilibrium states are determined by the shape anisotropy along the long (easy) axis of the nanopillar. In the I-STT (inplane STT) configuration, the polarizer (pinned layer) will be in the same plane as the free layer, while the C-STT (combination-STT) structure (also referred to as orthogonal STT-RAM) includes an additional polarizer for reasons to be discussed later in this section.
The simplest MTJ structure to realize is I-STT, and has been thus studied the most over the past years. In I-STT devices, one of the key challenges is to reduce the switching current density J c0 while keeping a reasonable thermal stability factor for non-volatility. The value of defines the magnetic bit's stability against false switching events due to thermal activation (i.e. retention time); for example, a thermal stability factor of = 40 translates into a mean retention time ∼10 years for a discrete device. Specifically, the thermal stability factor is given by = M s H k V /2kT , where M s is the saturation magnetization, H k is the magnetic anisotropy field, V is the volume of the free layer, k is the Boltzmann constant and T is the temperature. For I-STT and C-STT devices, H k is mainly determined by the in-plane shape anisotropy (i.e. the energetic preference for the magnetization to align along a preferred direction as determined by the shape of the magnetic bit). Therefore, as the volume of the MTJ is decreased in I-STT and C-STT devices, H k needs to be increased, for example, by increasing the aspect ratio of the ellipses or the thickness of the free layer to retain stability. For the I-STT configuration, the switching current density is given by [20] 
where α is the free layer damping factor, η is the spin-transfer efficiency, M s and t are the free layer saturation magnetization and thickness, H k is the in-plane shape-induced anisotropy field and H d ≈ 4πM s H k is the out-of-plane demagnetizing field. Scaling of I-STT devices generally requires a tradeoff between the switching current density J c0 and the thermal stability factor , where the goal is to minimize the ratio J c0 / while preserving a given goal for the thermal stability factor.
I-STT suffers from a small spin torque during the initial incubation stage of magnetization switching, a consequence of its parallel-magnetized equilibrium states. Its switching speed is generally limited to ∼1 ns [21, 22] . Figure 4 shows the typical switching voltage and energy dependence on pulse width in an I-STT device for pulses >1 ns. An alternative to eliminate the initial incubation of I-STT devices is to include an additional out-of-plane polarizer (see figures 3(c) and (d)) [21] [22] [23] . This C-STT configuration uses a combination of inplane and perpendicular polarizers, where only the in-plane polarizer provides TMR for read-out of the in-plane free layer state. In C-STT devices, spin torque from the perpendicular polarizer causes the free layer magnetization to go out-ofplane, where it precesses around the demagnetizing field [24, 25] , allowing for ultrafast precessional switching limited only by the ferromagnetic resonance (FMR) frequency of the bit. As observed in the macrospin simulations of figures 3(c) and (d), the torque provided by the out-of-plane polarizer eliminates the initial incubation resulting in precessional switching on the order of ∼100 ps. Further, switching with pulses down to 50 ps has been demonstrated also in spin-valve structures [26] . Note that the in-plane polarizer is still required for read-out and also provides additional torque. If we take into account that the write energy is given by E = V 2 t/R, the reduction in the required pulse time t outpaces the potential increase in the required voltage for C-STT, resulting in a reduction in the switching energy larger than 50% as compared with an I-STT device with an otherwise similar layered structure (see figure 4) .
To further reduce the write energy in STT-RAM, one can perform further optimization on both the free layer as well as the MgO barrier. If the switching energy is written as
Rt, it is evident that it can be further decreased in I-STT devices by (1) reducing the resistance R of the MTJ, or by (2) decreasing the switching current density. The first strategy is limited by practical reasons, since reducing the resistance of the MTJ requires thinner MgO barriers, which may result in reduction in the TMR ratio, endurance or breakdown voltage, as well as increases in undesired device-to-device variability. Furthermore, scaling of STT-RAM generally requires moving to thinner MgO barriers to maintain CMOS-compatible voltage levels (i.e. reducing the RA product to prevent R from increasing), and hence MgO thickness is generally set by considerations other than energy. Figure 5 (left) shows the dependences of resistancearea (RA) product and TMR on the MgO barrier thickness in CoFeB-MgO MTJs, measured on a single wafer with varying MgO thicknesses [27, 28] . It is observed that the TMR rapidly decreases when the thickness of the MgO becomes less than 0.8 nm, whereas the variability of the RA product increases for the same range of tunnelling barrier thicknesses. Figure 5 (right) shows the write energy and switching current density as a function of RA product in an optimized I-STT CoFeB/MgO/CoFeB tunnel junction. Although the expected reduction in the switching energy with decreasing RA product is observed, the switching current also increases (possibly as a result of higher effective damping in the free layer due to the reduced MgO quality for low RA devices), further limiting the strategy of reducing the resistance of the MTJ to obtain smaller switching energies. Another strategy to decrease the switching energy requires the reduction in the switching current of the I-STT devices. Specifically, the switching current to thermal stability figure of merit is given by
where it can be observed that the switching current is dominated by the out-of-plane demagnetizing field H d , which typically does not determine the thermal stability, given that
Hence, a promising method to decrease the switching current without sacrificing the thermal stability is to decrease the demagnetizing field H d by the introduction of perpendicular anisotropy in the free layer [6, 29, 30] . If the perpendicular anisotropy creates an anisotropy field H k⊥ , the switching current over thermal stability ratio can become much smaller
A significant interface-induced perpendicular anisotropy has been observed in Fe-rich CoFeB/MgO junctions [31] , while keeping large TMR values. Using Co 20 Fe 60 B 20 free layers, our recent work [30] has demonstrated the reduction in the average quasi-static switching current density by >40% (from ∼2.8 to ∼1.6 MA cm −2 ) due to the presence of the perpendicular anisotropy. Figure 6 (left) shows the dependence of the switching current (at 10 ns) on perpendicular anisotropy, where the fast decrease in switching current with thickness fits with the interfacial origin of the anisotropy.
Perpendicular free layers
If the perpendicular anisotropy of the free and fixed layers are large enough to overcome their respective demagnetizing fields (i.e. H k⊥ > H d ), the magnetizations of the layers become perpendicular, giving rise to a fully perpendicular (P-STT) configuration [31] . Given that the thermal stability in P-STT is determined by the perpendicular anisotropy of the free layer (and not by the elliptical shape as in I-STT), the P-STT structures can be made in circular shape [32, 33] . In the P-STT configuration, the demagnetizing field is fully cancelled and therefore, the switching current density would be given by J c0 = 2eαM s H k t/hη, while the switching current over thermal stability figure of merit will be given by
It can be noted that the elimination of the demagnetizing field leads to a potentially smaller switching current over thermal stability ratio, if damping can be controlled. Several works have recently demonstrated P-STT structures utilizing the interfacial perpendicular anisotropy of Fe-rich CoFeB layers in MgO MTJs [31, 34, 35] , with switching currents as low as <2 MA cm −2 [34] . Figure 6 (right) shows the dependence of the switching current on the thickness of the free layer, where it can be clearly observed that, as the free layer becomes thinner, the increase in the perpendicular anisotropy in the free layer leads to a larger switching current despite its reduced volume.
Finally, it is worth mentioning that there are on-going efforts to reduce the switching current in STT-RAM bits by other approaches such as bias-assisted [36] and thermally assisted switching [37, 38] . In the latter scenario, it has been experimentally demonstrated that the temperature rise of the MTJ while the current pulse is applied can reduce the perpendicular anisotropy in P-STT bits to assist the reversal process, resulting in a reduction in the required switching current without sacrificing the thermal stability of the memory cell in the idle state [38] .
Beyond STT-RAM: magnetoelectric memory
Despite the promising advantages of STT-RAM over other competing volatile and non-volatile technologies, it faces a number of fundamental and technological challenges to be addressed. In particular, the scaling of the MTJ dimensions will be limited by the super-paramagnetic limit for the inplane configuration, while the development of materials with stronger perpendicular anisotropies is required to maintain the stability in smaller P-STT MTJs [39] . But even for P-STT, the ratio of switching current to thermal stability (hence retention time) is determined by fundamental constants and parameters with a limited tuning range (i.e. damping and spin transfer efficiency in equation (4)). Therefore, if we assume a constant thermal stability scaling rule with small variations in α and η, the switching current will remain constant across the different technology nodes, independent of the MTJ size, and consequently, the STT-RAM memory cell size will be mostly limited by the size of the transistor required to drive the current and not by the MTJ itself. In addition to scalability issues, the switching energy will also not scale proportionally if the resistance of the MTJ is kept constant (by decreasing the RA product as the MTJ size is scaled down). Considering that the STT-RAM switching energy is still close to two orders of magnitude larger than CMOS switching energies (∼100 fJ for STT-RAM, compared with 1 fJ for the 32 nm CMOS node respectively), the range of applications for hybrid CMOS-MTJ circuits would be limited by the relatively large energy The reduction in the RA product is shown to decrease the write energy in an in-plane MTJ. However, as the RA product is reduced, the switching current also increases, limiting this strategy for decreasing write energy. (Reprinted with permission from [27] . Copyright 2011, American Institute of Physics.) Figure 6 . (Left) The interfacial anisotropy in Fe-rich CoFeB can be exploited to reduce the switching current in I-STT devices. As the free layer thickness is decreased, the perpendicular anisotropy increases due to the interfacial origin of the anisotropy. When the switching current density at 10 ns is measured as a function of free layer thickness, we observe a noticeable reduction, much larger than what would be expected from the reduction in the free layer volume alone. (Reprinted with permission from [30] . Copyright 2011, American Institute of Physics.) (Right) When the free layer thickness is reduced further, the perpendicular anisotropy surpasses the demagnetizing field and the free layer becomes perpendicular. In the P-STT configuration, we observe the inverse effect, where decreasing the free layer thickness increases H k⊥ , resulting in larger current densities. (Reprinted with permission from [34] . Copyright 2012, American Institute of Physics.) dissipation of the memory elements, even when scaling is taken into consideration.
In order to reach or surpass the energy efficiency of CMOS, leading to an ultra low-power non-volatile memory with switching energies ∼1 fJ or below at the bit level, we will consider in this section (1) magnetoelectric effects, in which voltage, instead of current, is used to manipulate the magnetization of the memory device [13, 14, [40] [41] [42] [45] [46] [47] , and (2) the possibility of exploiting the giant spin Hall effect to switch the magnetization in MTJs [16] .
Magnetoelectric MTJ devices
A possible approach for developing an ultra-low-power spinbased memory is replacing the spin-polarized currents used to manipulate and switch the magnetization by voltage-driven effects [13, 14, 40, 41] . A particularly interesting approach for the realization of a magnetoelectric memory is based on the observation that the interfacial perpendicular anisotropy in Fe-rich CoFeB/MgO junctions can be modulated by voltage [13, 43, 44] . When a bias voltage is applied, the accumulated Figure 7 . Voltage-induced switching of high resistance MTJ with 70 nm × 180 nm dimensions for AP to P (top) and P to AP (bottom) [42, 47] . The switching process is assisted by a small magnetic field H Bias , which determines the switching direction. Note that the same voltage polarity was used in both cases, confirming the voltage-induced mechanism. The switching mechanism can be described as follows: due to the voltage-controlled interfacial anisotropy, the coercivity in the hysteresis loops is reduced. Therefore, the initial equilibrium states (A,D) are forced to relax to the only available state (B,E) with the voltage pulse applied. charge near the CoFeB/MgO interface can modify the orbital occupancies of different symmetries, which at the same time control the surface anisotropy due to spin-orbit coupling. Therefore, the interface anisotropy can be controlled by the amount of charges accumulated at the interface, i.e. the electric field applied to the junction.
The voltage control of the perpendicular anisotropy has been exploited to induce switching in MTJ devices [42, [45] [46] [47] . When ultra-fast (<1 ns) voltage pulses are applied, the voltage-induced magnetization dynamics can be used to generate toggle switching of the MTJ by proper timing of the pulse [45, 48, 49] , in an analogous fashion to the C-STT switching discussed previously. In a second approach, the voltage control of the interfacial anisotropy has been used to modulate the coercivity of the MTJ devices, allowing for electric-field-assisted switching [46, 47] . As demonstrated in figure 7 , the applied voltage induces a reduction in coercivity due to the modification of the interface anisotropy, translating into a single available state where the system is forced to thermally relax for a given applied bias magnetic field H Bias . Once the voltage pulse is released, the system will thus have switched to the opposite direction. Note that the direction of the switching therefore will be determined by the effective field H Bias , while the switching is obtained for the same voltage polarity in both directions (see figure 7) .
We have recently demonstrated that this approach allows for purely voltage induced (non-STT) switching with voltage pulses of ∼1 V in amplitude and down to t = 10 ns in duration [42, 47] . In this experiment, MTJs with high resistance (>100 k ) were used, leading to leakage currents below 10 µA. This leads to a small energy dissipation V 2 t/R (due to the leakage current) which is already one order of magnitude lower compared with STT-RAM. If the leakage current is further decreased, the energy per switch will eventually be limited to ∼CV 2 , where C is the cell capacitance. This would be a clear path towards reaching switching energies ∼10 aJ while keeping the non-volatility of the memory elements.
One of the parameters relevant to the characterization of a magnetoelectric-based memory (e.g. MeRAM) is the amount of effective magnetic field H eff generated per unit of applied voltage V or electric field E. Obviously, a larger magnetoelectric coefficient H eff /V or H eff /E could result in smaller switching voltage and energy for the memory cell. In addition, the voltage required for switching in a MeRAM architecture should be small enough compared with the breakdown voltage of the junction for reliable operation. Currently, devices with an RA product of 3.5 µm 2 have been measured to sustain >10 16 pulses ∼0.5 V at 5 ns [28] . Although the RA product to be used in MeRAM cells would be orders of magnitude larger (with increased breakdown voltage of the junction), further increase in the magnetoelectric coefficient is desirable to reduce the switching voltage (to below 0.5 V) and thus, improve the endurance of the memory bits, as well as ensuring their compatibility with scaled CMOS logic voltage levels. Finally, as the MeRAM bits are scaled down, H k will have to be increased to keep the thermal stability constant. Therefore, a larger modulation of the effective fields, comparable to H k , would be required to switch the scaled bits.
In our MTJ devices with Fe-rich CoFeB free layer, the voltage-controlled interfacial effect can generate effective fields as large as 600 Oe per volt [43] . A magnetoelectric coefficient close to the one observed in CoFeB/MgO systems has also been observed for the FePt/MgO interface experimentally [50] ; however, this is still half of the theoretically expected values for this system. Enhancement of the magnetoelectric coefficient has been demonstrated by stacking MgO next to a high-k dielectric [51, 52] . The observed enhancement is shown to be proportional to the increase in the effective dielectric constant of the stack, as expected (i.e. ∼30% in MgO/HfO 2 Al 2 /O 3 stacks [51] ). Further, a 6.5 times enhancement of the magnetoelectric coefficient, compared with Fe-rich CoFeB/MgO systems, has been obtained recently in experiments using FePd next to MgO [53] . Finally, modulation of anisotropy by electric fields has also been observed in GdO x [54] , AlO x and TaO x [55] , the latter with a magnetoelectric coefficient similar to Fe-rich CoFeB/MgO. The challenge of finding a ferromagnet material (FM)/oxide system with an enhanced voltage-controlled magnetic anisotropy (VCMA) effect and simultaneously large magnetoresistance is an important topic of research in this area.
A second possible route to realize magnetoelectric effects for MeRAM is to use single or multi-phase (artificial heterostructure) multiferroic materials [14, 41] . In the case of multiferroic heterostructures, a voltage applied to the material generates a mechanical strain in a piezoelectric material. If the ferromagnetic phase has a magnetostrictive property, the strain will result in an effective magnetic field, which can then be exploited to induce switching.
It has been reported that multiferroic heterostructures offer larger magnetoelectric coefficients as compared with single phase materials. Figure 8 shows an experimental demonstration of this principle, where an electric field as small as ∼0.14 MV m −1 (or 1.4 kV cm −1 applied across a PMT-PT substrate) can generate a 90
• reorientation of a Ni film easy axis (see figure 8 ). This experiment demonstrates voltagecontrolled reorientation of magnetization, as well as nonvolatility-requiring no continuously applied voltage to keep the magnetization in the reoriented state, thus demonstrating an electric field controlled non-volatile magnetic memory operation. The read-out operation of this kind of memories could still be performed via the GMR or TMR effects, as proposed in [14, 56] . However, implementation of MeRAM arrays based on this device will require addressing challenges in terms of integration of multiferroic materials and oxides with CMOS processing. Moreover, the energy dissipation in this scenario also includes the piezoelectric hysteresis (poling) energy loss, as well as the large capacitance due to the increased dielectric constant of the piezoelectric.
Giant spin Hall-based MTJ devices
Recently, it was demonstrated that a current flowing through a metallic layer with large spin-orbit coupling, such as Ta adjacent to a CoFeB free layer, can generate a spin current through the MTJ (via the giant spin Hall effect), which is large enough to induce switching in the device [16] . The device structure is shown in figure 9 , where the electrical current J C flowing between terminals A and C induces a spin current J S = θ SH J C through the MTJ device, where θ SH is referred to as the spin Hall angle. Note that the direction of the current J C will also control the spin polarization of J S and therefore, the switching direction will be determined by the sign of J C . Using the β-phase of Ta, the spin Hall angle θ SH can be as large as ∼12% without further increase in the damping of the adjacent CoFeB free layer [16] . However, it has also been demonstrated that the spin Hall angle can be as large as 30% in tungsten [57] , comparable to the spin-current-efficiency for regular two terminal MTJ devices (η ∼ 60%).
Although this three-terminal device potentially results in a penalty in terms of density as compared with a twoterminal MTJ, it also offers advantages, which address specific challenges of STT-RAM. First, the switching current density required to switch the MTJ can be tuned by engineering the dimensions of the metal (e.g. Ta) wire, without disturbing the Figure 9 . Three-terminal device configuration exploiting the giant spin Hall effect in β-Ta/CoFeB [16] . By running a current J C through the tantalum wire (between terminals A and C), a pure spin current J S through the MTJ is induced, which can be used for switching the free layer. The spin polarization of the spin current J S will depend on the direction of J C . One of the advantages of this three-terminal configuration is that the required current density can be tuned by engineering the lateral area of the wire A Ta , while A MTJ can be designed to account for a given thermal stability factor. thermal stability of the MTJ. In particular, the ratio of the switching current due to spin Hall (I SH ) to the required current for STT (I STT ) can be approximated by
where A Ta and A MTJ are the cross-sectional area of the underlying metal layer, and the MTJ device, respectively (see figure 9 ). Thus, considering that the area of the metal layer (interconnect) A Ta could be engineered to be as much as one order of magnitude smaller as compared with A MTJ by reducing its thickness to <5 nm, the switching current can be lowered by nearly one order of magnitude compared with STT-based switching. Second, the read (terminal B to A or C in figure 9 ) and write paths (A to C) would be separated, allowing disturbfree read operations. Finally, in terms of switching energy, the smaller switching current would flow through a lower resistance metallic wire (e.g. ∼0.3 µm 2 for a L = 200 nm Ta wire as compared with an MTJ), leading to switching energy levels on the order of CMOS devices (∼1 fJ). However, the need for ultrathin metal interconnects can limit the overall size of memory arrays in this approach, given the high resistance associated with them.
Conclusions
The intrinsic properties of spin-based systems make them advantageous as a prospective candidate for fast, dense and energy efficient non-volatile memory devices. STT-RAM, where a spin-polarized current is used to manipulate the magnetization state of an MTJ, has become one of the emerging candidates particularly for embedded memory, since it can be directly integrated with CMOS, matching or outperforming SRAM, DRAM or Flash in most respects (except for density). The compatibility of CMOS and STT-RAM could spur new paradigms for non-volatile computation. Even so, the future scalability of STT-RAM is limited by its currentbased mechanism and also relies on the development of novel materials with higher perpendicular anisotropies and lower damping. However, the recent demonstration of the giant spin Hall effect in Ta/CoFeB interfaces provides an attractive alternative for reduction in the switching current, opening a possible path for lowering the energies required for currentbased switching.
Alternative voltage-based writing mechanisms for MTJs may also provide a viable route towards switching energies close to or smaller compared with CMOS (∼1 fJ). Replacing the STT-based manipulation of magnetization with voltagebased mechanisms has been predicted to take the switching energies to the sub-femto-Joule regime. Two different principles of electric field control of magnetism were discussed, namely, voltage control of interface anisotropy (VCMA) and multiferroic heterostructures, along with memory devices based on them, demonstrating magnetic switching and reorientation of the easy axis by electric fields. So far, voltage-induced switching assisted by a magnetic field in the thermally activated regime and electric field based toggle switching have been demonstrated. Voltage-induced, magnetic field independent switching with improved energy efficiency and similar reliability and read-out characteristics as compared with STT-RAM, is still to be demonstrated. However, it is expected that these novel mechanisms could lead to a MeRAM, with dramatically higher energy efficiency and scalability than those of purely current-controlled memories such as STT-RAM.
